The system-level design process typically involves refining a design specification down to the point where each of the system's components is described as a block diagram or netlist of abstract Register-Transfer (RT) level components. In this paper, we motivate the need for such a standard RT component set, and describe a library environment that supports automatic model generation, design reuse, and synthesis with technology-specific estimators. We demonstrate the efficacy of the standard RT-component set approach with experiments performed on the HLSW92 benchmarks. Our preliminary results indicate only a small overhead of about 10% in using these standard, generic components. We then describe an automatic model generation and technology projection scheme that uses fast (on-line) estimators for predicting the area and delay of generic RT components tuned to a particular technology library with an accuracy of 10%. These model generators and estimators have been integrated with a high-level synthesis system at U.C. Irvine.
INTRODUCTION
Present-day design methodologies involving schematic capture and simulation require the system designer to partition, refine and specify a design as an interconnection of components drawn from a vendor's library. These components can vary in their level of complexity from simple logic gates, to sequential components such as counters and registers, to arithmetic blocks such as ALUs, and all the way up to complex components such as CPU cores. However, the register-transfer (RT) level is a common design entry point that is supported by most of the ex-NOR gate. The lack of a standardized RT-level component set is a serious roadblock to elevating the design process beyond the RT-level and will affect the capability of effectively synthesizing large-scale system designs in an efficient manner. Furthermore, the lack of a component set also prevents the capability of automatic model generation for various design tasks such as simulation, synthesis and verification-an important feature that is often crucial for supporting design reuse as well as redesign.
Component sets and libraries play a particularly important role in the context of synthesis; well defined component sets at the input and output are critical for the successful realization of any synthesis tool. We typically use generic components to specify the input or intermediate results of synthesis, and follow with a phase of technology mapping to realize the design with a set of components from a technology library [11] [9] , and provides a path to physical design through logic and layout synthesis [7] . Figure shows an overview of such a scheme. However, it is important to note that much of the previous efforts in HLS have focused on the tasks of scheduling and allocation (represented by the dotted box in Figure 1 ), and not much attention has been paid on how to support component sets for this synthesis task (the shaded box in Figure 1 ). [6] . Some synthesis systems integrate module generators with logic synthesis tools [4] . However, no comprehensive work has been reported on characterizing RT component libraries.
The problem of area and delay estimation has been studied at several design levels and in several contexts. At the level of a complete datapath design, work has been done to predict the area-time tradeoff and this prediction has been used for component selection 13] . At the logic level, work has been done to predict the area and delay of an RT component, given its structural implementation as a netlist of logic cells or blocks [18] . LAST [21] , TELE [25] , [31] and [5] provide technology-driven estimates that include physical design effects (e.g., routing), given the structural netlist of the design.
Work on coupling technology independence with technology prediction has been investigated at the logic level. [30] proposes a simple technology-independent model for predicting the delay of combinational control (random) logic, given the Boolean equations for the logic (it does not deal with area estimation). Tyagi [28] uses an information-theoretic approach for estimating the area and delay of some parameterized combinational components. However, previous work has not addressed the estimation problem for the complete set of parameterized generic components including combinational and sequential components.
Kang and Szygenda address issues in automatic model generation for simulation applications [19] . They use a rule base and a model library to generate VHDL simulation models using a variety of input descriptions (truth tables, Boolean equations, schematics, etc.). Although the approach looks very promising, their work is limited to simulation model generation for logic-level schematics, and does not address behavioral model generation at the RT level.
HIGH-LEVEL DESIGN USING GENUS
The design scenario we propose consists of a wellcharacterized RT component library named GENUS (Figure 2 [29] , Cascade Digital Library [3] , Toshiba Gate Array Library [27] and the XBLOX FPGA library [33] . We summarize the results here; further details can be found in [16] . Figure 3 pictorially illustrates the coverage of GE-NUS components across various parameters relative to different technology libraries. [9] contains a description of the set of parameters associated with various components. Each column in Figure 3 
Effectiveness of GENUS
In order to further evaluate the usefulness of generic components, we performed some experiments with various designs derived from the HLSW92 benchmark suite [8] . The [29] and the Toshiba Gate Array library [27] . We chose these libraries since they had published gate counts for their databook components, thereby allowing us to compare the effectiveness of mappings for different designs.
We considered the following RT-level designs derived from different categories such as processors, DSP and interface circuits: the AM2901 Microprocessor 1 ], the AM2910 Microprogram Controller [2] an SRT Interface [23] , and a Circular Buffer(CB) Interface [23] .
In our experiments, we designed each of these circuits using three different paths, as shown in Figure  4 . First, we designed the circuit using technology library components only (labeled (I)). Next, we designed the circuit using only generic components from the GENUS library, and then mapped each of these generic components to the technology library components (labeled (II)). The The VHDL simulation models are generated in the order of a few seconds; Figure 6 shows that, even for small examples, the number of VHDL code lines runs into the thousands. Automatic simulation model generation thus obviates the burdensome task of VHDL code generation and validation, since these model generators have already been validated and tested. The same situation holds for automatic synthesis model generation.
We perform technology projection for different libraries using closed form functions to estimate the area and delay for a component in the generic library. These area and delay models (FA and FD respectively) are functions (a weighted sum) of the parameters(PG) such as bit-width, set-of-functions, etc. required to instantiate a specific component belonging to the generator:
Note that a o and do are the constants and a and d are the coefficients for various terms in these area and delay models.
Our estimation technique uses a sample space of design points on which we perform a least-square regression fit of the formulated functions FA and FD. We believe that this is a useful approach since designers often store the attributes of commonly occurring designs (e.g., 4 We test the accuracy of the results against a userspecified error bound. If our models do not satisfy the user-specified error bounds, we go through an iterarive experimentation phase, where we repeat some of the Steps 1-5 above. We note that the error bound is often satisfied by the simple addition of linear and logarithmic factors to the estimation functions, as suggested by the design's structure. In an extreme case when the error bound is not satisfied, we may have to generate more implementation data points and repeat all of the steps to obtain new coefficients.
However, in our experiments, we have observed convergence within one or two iterations for an error bound of 10%. Further details on the formulation of the models can be found in [15] .
We now describe the experiments performed to test our models. We compared the estimates generated by our model against the metrics derived from the design structures generated by DTAS [20] , LAST [21] and TELE [25] [26] .
We believe that the benefits of using a standard component set 
